SystemVerilog For Design. A Guide to Using System Verilog for Hardware Design and Modeling / S. Sutherland, S. Davidmann, P. Flake

Main Author: Sutherland, S., StuartCoauthor: Davidmann, S., Simon;Flake, P., PeterLanguage: английский.Country: США.Edition Statement: Second EditionPublication: New York : Springer, 2006Description: 418 p. : il.ISBN: 9780387364957.Bibliography: Index: p. 415-418..Subject - Topical Name: Дизайн -- Промышленные предприятия Subject: проектирование | моделирование | информационные технологии | SystemVerilog | английский язык
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Cover image Item type Current library Home library Collection Shelving location Call number Materials specified Vol info URL Copy number Status Notes Date due Barcode Item holds Item hold queue priority Course reserves
Books НТБ ТПУ Читальный зал технической литературы (309 НТБ) 658.5 S95 Available 13821000406557
Total holds: 0

Index: p. 415-418.

There are no comments on this title.

to post a comment.